LBRY Block Explorer

LBRY Claims • PC2

2cc237cfdf444265584ea83b121ea5cd64f7375a

LOGIS
Published By
@bluepill
Created On
5 May 2020 10:33:19 UTC
Transaction ID
c19bbfef9be5df44bef97ce0a5c194e1f94aedf589e17c3277ac896de1b1b2bd
Cost
Safe for Work
Free
Yes
Logisim 8-bit-pc files
No description available.
Author
Content Type
Unspecified
application/zip
Language
English
Open in LBRY

More from the publisher

VIDEO
CAN Y
zoom1
lbry://@bluepill/zoom1
Can you see the tip? My Canon camera 60x zoom
Transaction
Created
1 month ago
Content Type
Language
video/mp4
English
VIDEO
MY RA
slide3
lbry://@bluepill/slide3
Very rare video of a blue magpie from a Canon 60X zoom camera. Music Source: www.bensound.com https://www.bensound.com/royalty-free-music/track/once-again
Transaction
Created
1 month ago
Content Type
Language
video/mp4
English
VIDEO
BLUEP
bluepill-test1-dotmatrix
lbry://@bluepill/bluepill-test1-dotmatrix
This is my first test on bluepill board testing a dotmatrix array. Music Source: Unknown Energy by Dox | https://soundcloud.com/dox-free-music Music promoted by https://www.free-stock-music.com Attribution-NoDerivs 3.0 Unported (CC BY-ND 3.0) https://creativecommons.org/licenses/by-nd/3.0/ Here is the code ` #include #define DEVICES 4 #define MAX7219_MODE_DECODE 0x0900 #define MAX7219_MODE_INTENSITY 0x0A00 #define MAX7219_MODE_SCAN_LIMIT 0x0B00 #define MAX7219_MODE_POWER 0x0C00 #define MAX7219_MODE_TEST 0x0F00 #define MAX7219_MODE_NOOP 0x0000 #define __SPI_CS_ENABLE__() \ do \ { \ GPIOA->BSRR |= GPIO_BSRR_BR4; \ } while (0) #define __SPI_CS_DISABLE__() \ do \ { \ GPIOA->BSRR |= GPIO_BSRR_BS4; \ } while (0) void SPI_Init(SPI_TypeDef *SPIx) { SPIx->CR2 |= SPI_CR2_SSOE; // SS output enable SPIx->CR1 = 0; // Clear unwanted values from register SPIx->CR1 |= SPI_CR1_DFF; // 16-bit data frame format SPIx->CR1 |= SPI_CR1_MSTR; // Master device SPIx->CR1 |= SPI_CR1_CPOL; // Clock polarity: high when idle SPIx->CR1 |= SPI_CR1_CPHA; // Capture data on 2nd edge (rising edge) SPIx->CR1 |= 2 << SPI_CR1_BR_Pos; SPIx->CR1 |= SPI_CR1_SPE; // Peripheral enabled } void SPI_Transmit(SPI_TypeDef *SPIx, uint16_t data) { while ((SPIx->SR & SPI_SR_BSY)) ; // BSY=1: SPI is busy in communication while ((SPIx->SR & SPI_SR_TXE) == 0) ; // TXE=0: Tx buffer not empty SPIx->DR = data; while ((SPIx->SR & SPI_SR_TXE) == 0) ; while ((SPIx->SR & SPI_SR_BSY)) ; } void GPIO_SPI_Init() { RCC->APB2ENR |= RCC_APB2ENR_IOPAEN; /* PA4 software slave select */ GPIOA->CRL &= ~GPIO_CRL_CNF4; // 00: General purpose output push-pull GPIOA->CRL |= GPIO_CRL_MODE4; // 11: Output mode, max speed 50 MHz. /* PA5 SPI clock */ GPIOA->CRL &= ~GPIO_CRL_CNF5; GPIOA->CRL |= GPIO_CRL_CNF5_1; // 10: Alternate function output Push-pull GPIOA->CRL |= GPIO_CRL_MODE5; // 11: Output mode, max speed 50 MHz. /* PA6 SPI MISO */ GPIOA->CRL &= ~GPIO_CRL_CNF6; GPIOA->CRL |= GPIO_CRL_CNF6_1; // 10: Alternate function output Push-pull GPIOA->CRL |= GPIO_CRL_MODE6; // 11: Output mode, max speed 50 MHz. /* PA7 SPI MOSI */ GPIOA->CRL &= ~GPIO_CRL_CNF7; GPIOA->CRL |= GPIO_CRL_CNF7_1; // 10: Alternate function output Push-pull GPIOA->CRL |= GPIO_CRL_MODE7; // 11: Output mode, max speed 50 MHz. /* Remap AFIO */ AFIO->MAPR &= ~AFIO_MAPR_SPI1_REMAP; // 0: No remap (NSS/PA4, SCK/PA5, MISO/PA6, MOSI/PA7) } void GPIO_LED_Init() { RCC->APB2ENR |= RCC_APB2ENR_IOPCEN; /* PC13 on-board LED */ GPIOC->CRH &= ~GPIO_CRH_CNF13; // 00: General purpose output push-pull GPIOC->CRH |= GPIO_CRH_MODE13; // 11: Output mode, max speed 50 MHz. } void setConfig(uint16_t settings, uint8_t value) { __SPI_CS_ENABLE__(); for (int i = 0; i < DEVICES; i++) { SPI_Transmit(SPI1, settings | value); } __SPI_CS_DISABLE__(); } void clear_display() { uint16_t col; int bit; for (col = 0x100; col <= 0x800; col += 0x100) { for (bit = 0; bit < 8; bit++) { __SPI_CS_ENABLE__(); for (int i = 0; i < 4; i++) { SPI_Transmit(SPI1, col | (0 << bit & 0xFF)); } __SPI_CS_DISABLE__(); } } } void setup() { // put your setup code here, to run once: SystemCoreClockUpdate(); HAL_Init(); // Setup GPIOs GPIO_LED_Init(); GPIO_SPI_Init(); RCC->APB2ENR |= RCC_APB2ENR_SPI1EN; SPI_Init(SPI1); // CS inactive __SPI_CS_DISABLE__(); // Init MAX7219 setConfig(MAX7219_MODE_SCAN_LIMIT, 7); setConfig(MAX7219_MODE_INTENSITY, 0x03); setConfig(MAX7219_MODE_POWER, 0x1); setConfig(MAX7219_MODE_DECODE, 0); setConfig(MAX7219_MODE_TEST, 0); clear_display(); } void loop() { HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); for (int j = 0; j < 8; j++) { for (int k = 0x100; k <= 0x800; k += 0x100) { __SPI_CS_ENABLE__(); for (int i = 0; i < 4; i++) { SPI_Transmit(SPI1, k | (1 << j & 0xFF)); } __SPI_CS_DISABLE__(); } HAL_Delay(100); } for (int j = 7; j >= 0; j--) { for (int k = 0x100; k <= 0x800; k += 0x100) { __SPI_CS_ENABLE__(); for (int i = 0; i < 4; i++) { SPI_Transmit(SPI1, k | (1 << j & 0xFF)); } __SPI_CS_DISABLE__(); } HAL_Delay(100); } for (int k = 0x100; k <= 0x800; k += 0x100) { __SPI_CS_ENABLE__(); for (int i = 0; i < 4; i++) { SPI_Transmit(SPI1, k | (0x00 & 0xFF)); } __SPI_CS_DISABLE__(); } for (int k = 0x100; k <= 0x800; k += 0x100) { __SPI_CS_ENABLE__(); for (int i = 0; i < 4; i++) { SPI_Transmit(SPI1, k | (0xFF & 0xFF)); } __SPI_CS_DISABLE__(); HAL_Delay(100); __SPI_CS_ENABLE__(); for (int i = 0; i < 4; i++) { SPI_Transmit(SPI1, k | (0x00 & 0xFF)); } __SPI_CS_DISABLE__(); } } `
Transaction
Created
1 month ago
Content Type
Language
video/mp4
English
IMAGE
TESTI
testing
lbry://@bluepill/testing
Test
Transaction
Created
1 month ago
Content Type
Language
image/jpeg
English
VIDEO
LOGIS
sim2
lbry://@bluepill/sim2
This is to test output module for the 8 bit computer. Improved the cycle count per operation by adding an OR gate to reset if there are no operations. Music: https://www.bensound.com
Transaction
Created
1 month ago
Content Type
Language
video/mp4
English
VIDEO
MY NA
slide4
lbry://@bluepill/slide4
Music Source: Wintersong by Alexander Nakarada | https://www.serpentsoundstudios.com Music promoted by https://www.free-stock-music.com Attribution 4.0 International (CC BY 4.0) https://creativecommons.org/licenses/by/4.0/
Transaction
Created
1 month ago
Content Type
Language
video/mp4
English
VIDEO
MY FI
logisim-pc-8-bit
lbry://@bluepill/logisim-pc-8-bit
This is to try out a 8 bit computer with using logisim. I got inspired by 8 bit computer tutorial by https://open.lbry.com/@beneater:6?r=6drb1jBA1VU8qCCUVziCayXEaFN12TEu . This compuer has 64 byte ROM , 128 byte RAM. In this simple demo video lda 0f sub 0e sta 81 jumpz 00 jmp 02 Meaning: load 0x0f memory location data to registerA substract with data in memory location 0x0e store data in register A to memory location 0x81 if register A equal to zero jump to 0x00 program memory location jump to memory location 0x02 Summary: get one number and then substract it with another number until it is zero and restart the program from the begining. meanwhile the answer is written to the RAM location 0x81. Can download the source files from https://open.lbry.com/@bluepill:c/PC2:2?r=6drb1jBA1VU8qCCUVziCayXEaFN12TEu
Transaction
Created
1 month ago
Content Type
Language
video/mp4
English
VIDEO
MY FL
slide1
lbry://@bluepill/slide1
My flower photo slide show 1 Music Source: Now We Ride by Alexander Nakarada | https://www.serpentsoundstudios.com Music promoted by https://www.free-stock-music.com Attribution 4.0 International (CC BY 4.0) https://creativecommons.org/licenses/by/4.0/
Transaction
Created
1 month ago
Content Type
Language
video/mp4
English
VIDEO
SPACE
space-engineers-game-play
lbry://@bluepill/space-engineers-game-play
This is my experience about this game. Currently playing on a public PvP server where many people online. Getting ready to build a big ship.
Transaction
Created
1 month ago
Content Type
Language
video/mp4
English